Carbon Nanotubes (CNTs) 
Introduction
Carbon Nanotube Field Effect Transistors (CNFETs) show promise as extensions to Silicon CMOS. Ideal CNFET circuits show 20X Energy-Delay Product (EDP) advantage over 16 nm Silicon CMOS [Patil 09 ]. This analysis assumes that CNFETs consist of multiple aligned semiconducting Carbon Nanotubes (CNTs) with a uniform density of 250 CNTs/ȝm [Deng 07a ]. However, current CNT synthesis processes are far from being perfect: 1) A third of grown CNTs are metallic [Kang 07 ], creating source-drain shorts in CNFETs causing excessive leakage and reduced noise margins in CNFET circuits. Hence, metallic CNTs (m-CNTs) must be removed [Zhang 06, Collins 01 ]. However, current m-CNT removal techniques are not perfect as they do not remove all m-CNTs and also inadvertently remove some s-CNTs.
2) Although CNT growth on quartz yields a large fraction (> 99%) of aligned CNTs [Kang 07, Patil 08a] , there exists a non-negligible fraction of mis-positioned CNTs which may cause incorrect logic functionality [Patil 08b ]. Layout design principles described in [Patil 08b , Bobba 09] can enable CNFET circuits immune to such mispositioned CNTs.
3) The average density of CNTs obtained today is between 10-50 CNTs/ȝm [Kocabas 07 ]. Advances in CNT synthesis are essential to improve the average density from this value to the required density of 250 CNTs/ȝm. However, mere increase in average CNT density is not enough. CNT density variations, resulting from the lack of precise control of CNT location during synthesis, also pose serious challenges to circuit design using CNFETs. CNFETs fabricated using CNTs of density variations not only have large variations in their performance, but also have a significant probability of complete failure in cases when there is no CNT present in the CNFET. The presence of mCNTs can introduce additional variations in performance (delay) and increased probability of failure.
In this paper, we characterize CNT density variations using Scanning Electron Microscopy (SEM) and Atomic Force Microscopy (AFM) images (e.g., Fig. 1.1 ) of aligned CNTs grown on quartz. The impact of CNT density variations on CNFET circuits is analyzed. Furthermore, since grown CNTs are aligned over long distances (>100 ȝm), correlation exists between CNT counts of CNFETs at different locations. We show that such correlation in CNT count can be effectively utilized to design CNFET circuits with significantly improved noise margin characteristics and reduced delay variations.
The key contributions of this paper are: 1) Quantitative analysis of the impact of non-uniform CNT density distribution on CNFET circuit performance. 2) Characterization of CNT density distributions from SEM and AFM images of aligned CNT growth samples. 3) A parameterized model based on renewal theory [Cox 62] for CNT density variations fitted to experimental data. 4) Special layout design guidelines for CNFET-based circuits in the presence of CNT density variations by utilizing correlation. 
Characterization and Modeling of CNT Density Variations
In order to characterize CNT density variations, we analyzed SEM and AFM images ( Fig. 1.1 ) of aligned CNTs grown on single-crystal quartz wafers. Although different techniques exist for CNT synthesis [Dai 02 ], aligned CNT growth on quartz has been considered preferable for electronic device applications [Kang 07 ]. In our experiments, aligned CNTs were grown on single-crystal quartz wafers using Fe nanoparticles as the catalyst patterned at predefined stripes using lithography as shown in Fig. 1 .1a [Kang 07, Patil 08a ]. We performed image processing on the SEM and AFM images (e.g. Fig. 1.1b and 1.1c) to extract the positions of ~1,500 CNTs. Furthermore, a parameterized analytical model for CNT count distribution is derived in Sec. 2.2 and 2.3, and fitted to the experimental data. We assume that the CNT density distribution does not vary across the CNT sample.
CNT Count and Spacing Distributions
For the purpose of CNT count modeling, we represent a CNFET (Fig. 2.1b) as a rectangular box with width W and length L 1 , with CNTs aligned along the L direction (Fig. 2.1a) . CNT count is defined as the number of CNTs that completely bridge the upper and the lower sides of the box (and is, hence, equal to the number of CNTs that connect source and drain contacts in the corresponding CNFET). We denote CNT count by N(W, L) since it is a function of width (W) and length (L) . N(W, L) is a random variable that varies depending on the location of the box (or equivalently, the CNFET).
To simplify the analysis, we consider the 1-D limit of the function N (W, L) as L approaches 0:
Such simplification is acceptable because, for relatively aligned CNT growth and small channel-length 2 (Length(CNT) >> L) CNFETs, the difference between the number of CNTs passing through the upper side of the box and the number of CNTs passing through the lower side of the box is negligible.
CNT spacing, denoted by S, is defined as the distance between neighboring CNTs measured perpendicular to the direction of L as L approaches 0. Figure 2 .2a shows the CNT spacing distribution extracted from SEM images of CNTs (e.g., Fig. 1.1 ) by considering spacing between all possible pairs of CNTs in the images.
To study the possible correlation between CNT spacings inside a box or CNFET, we number the CNTs in the box from 1 to N. The CNT immediately outside the box to the left is numbered 0. Let S j (j = 1, 2, 3…) be the spacing random variables from the (j-1) th CNT to the j th CNT (Fig. 2.2b ). Because the exact location of the box is arbitrary, all random variables S j (j = 1, 2, 3…) follow the same distribution as shown in Fig. 2 
CNT Count Distribution from Spacing Distribution
The distribution of CNT count, N(W), is important for characterizing the statistical performance of CNFETs because it decides the drive current of a CNFET. However, extracting the distribution of N(W) experimentally can be time-consuming since this distribution is dependent on W. Spacing distribution, on the other hand, is width independent and easy to extract experimentally. Renewal theory [Cox 62, Cameron 98] can be applied to derive the distribution of N(W) from CNT spacing distribution.
Based on the results from Sec. 2.1, we assume that CNT spacing, S j (j = 1, 2, 3 …) is identical and independently distributed (i.i.d), with 2 Aligned CNT growth processes produce CNTs with lengths > 100 ȝm [Kang 07] . Note that, the scalability of CNFET technology is determined by the channel length of CNFETs rather than the length of CNTs themselves.
probability density function (pdf) f S (s), cumulative distribution function (cdf) F S (s), mean ȝ S and standard deviation ı S . Let SS n denote the sum of n successive CNT spacings:
The pdf of SS n can be extracted experimentally or derived by convolving (denoted by the " * " sign) the individual distributions:
First, we will consider the case when the left side of the box is to the right of CNT 0 by an infinitesimal amount ( Fig. 2.2) . In that case,
where Prob(I) represents the probability of event I, and F SSn (W) the cumulative distribution of SS n . From (2.4), the probability distribution of
is a constant 1, and (2.5) holds for all non-negative integers n. Equation (2.5) calculates the distribution of N(W) for the cases when the left side of the box is to the right of CNT 0 by an infinitesimal amount as shown in Fig. 2 .2a. In reality, the left side of the box corresponding to a CNFET can be at any random position relative to CNT 0. In this case, the distribution of the spacing between the left side of the box and the first CNT inside the box, denoted by S 1 *, is not necessarily equal to S 1 . [Cox 62] found that the pdf of S 1 * is given by
If (2.6) is used in place of f S1 (w) in (2.3), a more strict result can be derived in place of (2.5) [Cox 62].
Asymptotic CNT Count Distribution
The methodology discussed in Sec. 2.2 can be used to derive the distribution N(W) for arbitrary W. When WAE, the asymptotic distribution of N(W) can be shown [Cox 62] to follow a Gaussian distribution as a result of the central limit theorem. The asymptotic mean and variance of N(W) can be derived [Cox 62] as
In practice, we find that W does not need to be very large to reach this asymptotic limit. Figure 2 .3 shows the experimentally extracted count distribution N for a box of W = 2 ȝm along with the predicted distributions derived by both the exact calculation (2.5) and Gaussian approximation (2.9). Both predictions, i.e., (2.5) and (2.9), produce similar results compared to the experimentally extracted distribution. In the example of Fig. 2 .3, the average CNT count under a gate of 2-ȝm width is only 8.9. As will be shown in Sec.3, the minimum width of CNFETs (or equivalently, the minimum CNT count in a CNFET) is constrained by the presence of m-CNTs, and CNFETs with average CNT count < 8.9 are hardly practical in reality. This indicates that the Gaussian approximation can be appropriate for most practical sizes of CNFETs. The asymptotic approximation can greatly simplify the characterization for CNT density variation, because the only parameters needed from the CNT synthesis technology are the mean (ȝ S ) and variance (ı S ) of CNT spacing, as shown in (2.9).
Count and Spacing Distributions for Semiconducting CNTs
The discussion in Sec. 2.1 to 2.3 applies to all CNTs, regardless of their types (s-or m-CNTs). For practical VLSI circuit applications, more than 99.99% of grown m-CNTs must be removed [Zhang 08 ], and the distributions of interest after m-CNT removal are the spacing and count distributions of the s-CNTs. We derive such distributions by assuming that the probability of any CNT being an m-CNT (s-CNT) is p m (p s ), with p m + p s = 1, independent of the types of any of its neighboring CNTs.
Consider the spacing between two s-CNTs separated by a random number of m-CNTs. We label the first s-CNT as CNT 0 and the subsequent s-CNT as CNT K (with K-1 m-CNTs lying between the two s-CNTs). According to the above assumptions, K is a geometrically distributed random variable [Ross 01]. The spacing between the two s-CNTs can be modeled as the following stochastic sum of the original CNT spacing distribution:
In general, this s-CNT spacing distribution can be derived from its moment generating function, which is the composite function of the moment generating functions of K and S. But for the asymptotic case described in Sec. 2.3, the derivation can be greatly simplified because only mean and variance are needed to characterize the desired s-CNT spacing distribution (because it is Gaussian):
Spatial Correlation in Count Distribution
For analyzing CNFET-based circuits that contain many individual CNFETs, it is necessary to understand how CNT counts of various CNFETs are correlated with one another. We find that the spatial correlation of CNT count for aligned CNT growth is strongly direction-dependent. For the simplicity of analysis, we define "ydirection" as the axial direction of grown CNTs, and "x-direction" as the direction perpendicular to the axial direction of CNTs.
1) Count distribution along the x-direction is highly uncorrelated.
Figure 2.4a plots the correlation coefficient of CNT count as a function of the x distance (shown in the figure) between two boxes with the width of both boxes equal to 1 ȝm, caculated based on experimental data. When the x-distance (Fig.2.4a ) between the two boxes is less than 1 ȝm, the two count distributions exhibits positive correlation since they share some CNTs. However, when the xdistance increases beyond the width of boxes, the correlation coefficient drops to approximately 0. Based on experimentally extracted data. Figure 2 .4b shows the correlation coefficient of CNT count as a function of the y-distance between the two boxes. As shown in Fig. 2.4b , the correlation coefficient remains above 0.9 up to a y distance of 6 microns. This is a direct result of well-aligned CNT growth. The gradual decrease in the correlation coefficient is mainly due to CNTs terminating in the middle of the two boxes (Fig 2.4b) .
2) Count distribution along the y-direction is highly correlated
Note that Fig. 2 .4 only shows the case for local correlations of CNTs within catalyst stripes (Fig 1.1b) . For larger y distances between boxes (CNFETs) that spans across catalyst stripes, e.g. for larger circuits, a change in correlation should be expected. For chip level statistical analysis, such change must be carefully characterized and modeled. In this paper, we focus on CNFET circuits between catalyst stripes.
Impact of CNT Density Variation on CNFET Reliability
Reliability of CNFETs has been a particularly important concern due to the presence of fabrication-related non-idealities such as mispositioned CNTs, metallic CNTs, and CNT density variations [Mitra 09 ]. An extreme case of CNFET failure occurs when there is no s-CNT left in the CNFET [Zhang 08 ]. We can derive the probability of such failure using the CNT density distributions derived in Sec. 2. In the case of ideal removal of m-CNTs (all m-CNTs are removed without removing any sCNTs), each CNT has a probability p f = p m of not being an s-CNT. In situations when there is inadvertent removal of s-CNTs, this probability increases to
where p Rs is the probability that an s-CNT will be inadvertently removed. We generalize the above discussion by considering p f as the failure probability for each CNT. Then, for a CNFET with N independent CNTs (prior to any removal), the failure probability for the CNFET (p F 
Equation (3.2) shows that the failure probability of a CNFET exponentially decreases with the number of CNTs. Therefore, wider CNFETs reduce the probability of failure at the cost of increased area, power and performance. When CNT density variations are taken into account, p F can be derived based on the notion of conditional probability
where W is the width of the CNFET.
For a given CNFET width, Arithmetic Mean-Geometric Mean Inequality can be applied to (3.3) to show that CNT density variations (or equivalently variation in N(W)) always result in higher p F compared to the cases with uniform CNT density:
the right hand side of the inequality in (3.4) is the failure probability of a CNFET with uniform CNT density 3 . In other words, to meet a certain requirement of total failure probability p F , wider CNFETs (corresponding to a larger mean value of N(W) in equation (3.3)) will be needed in the presence of CNT density variations to meet the p F requirement.
To quantify such effect, we define N min as the minimum average CNT count ȝ(N(W)) needed to meet a target failure probability p F . Table 3 .1 shows the values of N min , calculated using (3.3) with Gaussian approximation for the CNT count distribution, with varying p m and p Rs for uniform CNT density as well as in the presence of CNT density variations. As shown in the table, CNT density variations significantly increase N min for all cases compared to uniform CNT density, especially with small values of CNT failure probability (p f ). 
Circuit Level Impact of CNT Density Variation 4.1. CNT Count Correlation between Arbitrary CNFETs
The correlation of CNT counts between two arbitrary CNFETs (shown in Fig. 4 .1) is considered in this section. We assume the following two simplifications based on the results in Sec. 2.5: 1) CNT counts from non-overlapping sections of the CNFETs along the x-direction are completely uncorrelated (Fig 2.4a) ; 2) CNT counts from equally-sized overlapping sections of CNFETs along the x-direction are completely correlated independent of their locations in the y-direction. Figure 2 .4b shows that this correlation in fact decreases with increasing y-distance between the 2 CNFETs. This slight decrease in correlation is neglected in this section and more detailed models can be used to extend the results derived below.
y CNFET 1 W1, N1 N1 P = N2 P { N1 -N1 P , N1 P } uncorrelated { N2 -N2 P , N2 P } uncorrelated { N1 -N1 P , N2 -N2 P } uncorrelated where ı 2 (N 1P ) or ı 2 (N 2P ) can be calculated using (2.8).
Utilizing CNT Correlation to Optimize the Layout of Cross-Coupled Inverters
In this section, we describe an example to utilize the correction discussed in Sec 4.1 to improve the reliability of CNFET circuits. We consider a non-ideal m-CNT removal process which removes m-CNTs with probability p Rm and inadvertently removes s-CNTs with probability p Rs . Consider a pair of cross-coupled inverters (Fig. 4. 2) each with a ptype CNFET (PFET) and an n-type CNFET (NFET). Static noise margin (SNM), defined as the maximum nested square between the normal and mirrored voltage transfer curves (VTCs) for the two inverters [Lohstroh 83] , is used as a metric for the robustness of the cross-coupled inverters (Fig 4.2b) . When m-CNTs are present, the inverters do not produce full rail-to-rail outputs resulting in degraded noise margins (Fig. 4.2c) .
Suppose that SNM R is the required static noise margin that such cross-coupled inverters must satisfy. Given the CNT density distribution, CNT processing parameters (p Rm , p Rs ) and the width of the CNFETs (W), we can calculate the probability that a gate fails to satisfy this SNM requirement. We refer to this as PNMV or probability of noise margin violation. We show that the layout of such cross-coupled inverters can be optimized to reduce the PNMV by up to three-orders of magnitude. Five different layout styles are studied as shown in Fig. 4.3 . The different layout styles have different degrees of correlation among the four CNFETs comprising the cross-coupled inverters. The symmetries in the VTCs caused by such correlation are also shown in Fig 4. 3. Style 1 (Fig.  4.3a) has perfect correlation among the drive strengths of all four CNFETs. Style 2 (Fig. 4.3b) has perfect correlation between the PFET and NFET of each inverter, while the CNFETs in the different inverters are uncorrelated. Style 3 (Fig. 4.3c) has perfect correlation between the PFET of one inverter and the PFET of the second inverter and similarly for the NFETs. Style 4 (Fig. 4.3d) has perfect correlation between the PFET of one inverter and the NFET the other and vice versa. Style 5 (Fig.  4.3e ) contains 4 completely uncorrelated CNFETs. A CNFET SPICE model [Deng 07b ] with a 32 nm CNFET technology is simulated to obtain the VTCs. This SPICE model has been calibrated to experimental data with 90% accuracy [Amlani 06 ]. We assume a uniform CNT diameter of 1.5 nm and p m = 1/3. SNM R is assumed to be Vdd / 4 and p Rs = 16% ), very few (almost negligible) m-CNTs survive. In this limiting case, failure of this circuit is due to no CNTs left in the CNFETs because of either inadvertent removal of s-CNTs or CNT density variations as discussed in Sec. 3. The PNMV value in this case for layout styles 1, 2, 3 and 5 (style 4 is an exception because of its anti-symmetry) can be given by
where k is number of CNFETs containing different CNTs in the circuit and p F is the failure probability for each one of them, calculated using equation ), the presence of m-CNTs can no longer be ignored, and it becomes the dominant factor in PNMV. In this case, style 1 does not perform as well as styles 2, 3 and 5, since the presence of m-CNTs will cause equal degradation of all four correlated CNFETs in style 1, while such equal degradation is unlikely in the case of uncorrelated CNFETs in styles 2, 3 and 5.
Delay Variations
In addition to the processes variations introduced by conventional semiconducting processing (e.g. lithography), major sources of variations in CNFET circuits include variations in CNT type (m-or s-), diameter, density and doping concentration. The analysis in [Deng 07a] shows that diameter and doping variations are more tolerable in the cases of multi-CNT CNFETs due to statistical averaging effects [Borkar 05 ]. Therefore, in this section, we focus on the delay variations caused by the variations in CNT type and density.
Suppose inverter I 1 has N 1 s-CNTs, driving inverter I 2 with N 2 sCNTs. We assume that the NFET and PFET of each inverter are perfectly correlated, similar to the layout style 2 in Fig. 4 .3b. The first order delay model can be written as: The covariance term in (4.6) can be calculated using (4.2). Note that a positive correlation between N 1 and N 2 helps in reducing the overall delay variability. As an example, consider two inverter chains with all inverters equally sized: 1) Correlated inverter chain: CNTs in the PFETs and NFETs of all inverters are perfectly correlated. For example, all the inverters are laid out along in y-axis in Fig. 4.1. 2) Uncorrelated inverter chain: The NFET and the PFET within each inverter are still perfectly correlated but there is no correlation between CNTs in different inverters. For example, all the inverters are laid out along in x-axis in Fig. 4.1 .
Using the CNFET SPICE model described in Sec. 4.2, we performed Monte-Carlo simulations, each with 2,000 samples, of these two inverter chains with different number of stages in the presence of CNT density variations and ideal m-CNT removal (defined in Sec. 3). Table 4 .1 shows the simulation results using both the experimentally extracted CNT count distribution and the Gaussian approximation to CNT count distribution.
The Gaussian approximation gives less than 5% error when compared to the results using the experimentally extracted CNT count distribution. The following observations can be made from the simulation results presented in Table 4 .1: 1. The correlated inverter chain gives lower per-stage variation.
This effect can be shown from (4.6) since the covariance term is positive. In the limiting case when C I AE 0, the per-stage variation drops down to zero. However, the multiple stages are perfectly correlated, so the ı/ȝ for the delay per stage is the same as the ı/ȝ for the total delay. 2. The uncorrelated inverter chain gives higher per-stage variation because the covariance term in (4.6) is zero. However, it can be shown that the delays of successive stages are negatively correlated resulting in faster than N drop in delay variations as number of stages increases. Therefore, when logic depth is high, the variability is similar to or smaller than what is achieved in the correlated case.
Conclusion
Since CNTs are grown using chemical synthesis, it can be extremely difficult to guarantee perfect alignment, positioning and uniform density of CNTs. Hence, circuits must be designed to tolerate CNT imperfections. This paper shows that, in addition to imperfections caused due to mis-positioned CNTs and metallic CNTs, density variations in CNT growth can result in compromised reliability and increased delay variations in CNFET circuits. To analyze the effects of CNT density variations, parameterized models supported by experimental data are needed. This paper presents such a model fitted to data from images of aligned CNTs. This model can potentially be applied to improved future CNT synthesis techniques that produce ultra high density CNTs (>100 CNTs/um).
Correlation in aligned CNT growth has a significant impact on circuit performance metrics such as noise margin and delay variability. The reliability of CNFET circuits can be improved by taking advantage of correlation between CNFETs. With appropriate data input to account for CNT correlation, the CNT density model presented in this paper can be applied to statistical timing and/or yield analysis of VLSI circuits.
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